117 lines
2.5 KiB
C
117 lines
2.5 KiB
C
#ifndef CONFIG_DEFINITIONS_H
|
|
#define CONFIG_DEFINITIONS_H
|
|
|
|
#define B0 0x20
|
|
#define B1 0x21
|
|
#define B2 0x22
|
|
#define B3 0x23
|
|
#define B4 0x24
|
|
#define B5 0x25
|
|
#define B6 0x26
|
|
#define B7 0x27
|
|
#define C0 0x30
|
|
#define C1 0x31
|
|
#define C2 0x32
|
|
#define C3 0x33
|
|
#define C4 0x34
|
|
#define C5 0x35
|
|
#define C6 0x36
|
|
#define C7 0x37
|
|
#define D0 0x40
|
|
#define D1 0x41
|
|
#define D2 0x42
|
|
#define D3 0x43
|
|
#define D4 0x44
|
|
#define D5 0x45
|
|
#define D6 0x46
|
|
#define D7 0x47
|
|
#define E0 0x50
|
|
#define E1 0x51
|
|
#define E2 0x52
|
|
#define E3 0x53
|
|
#define E4 0x54
|
|
#define E5 0x55
|
|
#define E6 0x56
|
|
#define E7 0x57
|
|
#define F0 0x60
|
|
#define F1 0x61
|
|
#define F2 0x62
|
|
#define F3 0x63
|
|
#define F4 0x64
|
|
#define F5 0x65
|
|
#define F6 0x66
|
|
#define F7 0x67
|
|
|
|
#define COL2ROW 0x0
|
|
#define ROW2COL 0x1
|
|
|
|
#ifdef BLUETOOTH_ENABLE
|
|
#ifdef __AVR_ATmega32U4__
|
|
#define SERIAL_UART_BAUD 9600
|
|
#define SERIAL_UART_DATA UDR1
|
|
#define SERIAL_UART_UBRR ((F_CPU/(16UL*SERIAL_UART_BAUD))-1)
|
|
#define SERIAL_UART_RXD_VECT USART1_RX_vect
|
|
#define SERIAL_UART_TXD_READY (UCSR1A&(1<<UDRE1))
|
|
#define SERIAL_UART_INIT() do { \
|
|
UBRR1L = (uint8_t) SERIAL_UART_UBRR; /* baud rate */ \
|
|
UBRR1H = (uint8_t) (SERIAL_UART_UBRR>>8); /* baud rate */ \
|
|
UCSR1B = (1<<TXEN1); /* TX: enable */ \
|
|
UCSR1C = (0<<UPM11) | (0<<UPM10) | /* parity: none(00), even(01), odd(11) */ \
|
|
(0<<UCSZ12) | (1<<UCSZ11) | (1<<UCSZ10); /* data-8bit(011) */ \
|
|
sei(); \
|
|
} while(0)
|
|
#else
|
|
# error "USART configuration is needed."
|
|
#endif
|
|
|
|
|
|
// I'm fairly sure these aren't needed, but oh well - Jack
|
|
|
|
/*
|
|
* PS/2 Interrupt configuration
|
|
*/
|
|
#ifdef PS2_USE_INT
|
|
/* uses INT1 for clock line(ATMega32U4) */
|
|
#define PS2_CLOCK_PORT PORTD
|
|
#define PS2_CLOCK_PIN PIND
|
|
#define PS2_CLOCK_DDR DDRD
|
|
#define PS2_CLOCK_BIT 1
|
|
|
|
#define PS2_DATA_PORT PORTD
|
|
#define PS2_DATA_PIN PIND
|
|
#define PS2_DATA_DDR DDRD
|
|
#define PS2_DATA_BIT 0
|
|
|
|
#define PS2_INT_INIT() do { \
|
|
EICRA |= ((1<<ISC11) | \
|
|
(0<<ISC10)); \
|
|
} while (0)
|
|
#define PS2_INT_ON() do { \
|
|
EIMSK |= (1<<INT1); \
|
|
} while (0)
|
|
#define PS2_INT_OFF() do { \
|
|
EIMSK &= ~(1<<INT1); \
|
|
} while (0)
|
|
#define PS2_INT_VECT INT1_vect
|
|
#endif
|
|
|
|
/*
|
|
* PS/2 Busywait configuration
|
|
*/
|
|
#ifdef PS2_USE_BUSYWAIT
|
|
#define PS2_CLOCK_PORT PORTD
|
|
#define PS2_CLOCK_PIN PIND
|
|
#define PS2_CLOCK_DDR DDRD
|
|
#define PS2_CLOCK_BIT 1
|
|
|
|
#define PS2_DATA_PORT PORTD
|
|
#define PS2_DATA_PIN PIND
|
|
#define PS2_DATA_DDR DDRD
|
|
#define PS2_DATA_BIT 0
|
|
#endif
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|